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CHAPTER 1. 
INTRODUCTION 
Fuzzy logic control is a much debated topk today in the control systems area. Some say it 
has no merit while others claim it to be the way of the future. A fuzzy logic control system was 
implemented to control the temperature of a semiconductor furnace for the Electrical and 
Computer Engineering (ECE) laboratory course 344. 
1.1 Existing System 
The semiconductor furnace currently being used in the ECE 344 Laboratory was donated in 
1982 by Fairchild. It consists of six furnace tubes, each with three heating zones. The existing 
controllers are old analog controllers that came with the furnace. These controllers were state of 
the art when the furnace was first constructed, but now are out of date. They are subject to 
frequent failure, and replacement parts are either too expensive or simply not available. They 
also employ R-type thermocouples to sense temperature, which are among the most expensive to 
replace. The purpose of this thesis is to replace these antiquated analog controllers with a new 
digital system. 
1.2 Conventional Control 
The old analog controllers use proportional plus integral (PI) control. Although this form of 
control along with proportional plus integral plus derivative (PID) control are still widely used 
and functional,.it takes a while to develop a new system for an existing plant (see Figure 1). 
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Figure I. Feedback Control System 
With PID and PI control systems, the plant has to be modeled by a set of differential 
equations that govern its behavior. The solutions to these equations, along with the controller 
equations, determine the coefficients of the PID or PI controller. These coefficients determine 
how the controller will operate: how stable will the system be (stability), how fast it will respond 
(rise time), how far will the plant's output go over the set value (overshoot), and how long will it 
take the plant to reach the desired output (settling time). There is no intuitiveness to this type of 
system, it's all mathematics. A more linguistic approach would be better. That is the basis of 
fuzzy logic. 
1.3 Fuzzy Logic 
Formal logic is based on the teachings of Aristotle. He says that some piece of data is or is 
not a member of a particular set This two-level thinking is convenient to work with, especially 
with computers, but it does not apply easily to systems that may be controlled. Fuzzy logic is 
more general. It allows for the boundaries of its sets to be fuzzy. Some piece of data may be a 
member of two completely different and possibly complementary sets. This at first may seem 
illogical but events in nature occur like this all the time. For example, a glass of liquid does not 
immediately go from full to empty. When it is half way, it can be described as both full and 
empty[!]. 
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The concept of fuzzy logic was first introduced by Lofti A. Zadeh, professor at the University 
of California at Berkeley, in a paper on fuzzy sets in 1965. Zadeh believed that people base their 
decisions on imprecise, nonnumerical information. He stipulated that this was the reason people 
were much better at control than machines and argued that an electromechanical controller would_ 
respond better to imprecise inputs if its behavior were modeled on human reasoning. In 1973, 
Zadeh introduced the concept of a linguistic variable in a paper in the IEEE Transactions on 
Systems, Man and Cybernetics. These variables have words as values.not numbers. The 
linguistic variables might have values such as "hot," "medium," "cold," and "very cold." This, in 
combination with fuzzy set operations, leads to IF-THEN rules, for example, "if temperature is 
hot, then output is low [2]." This hints of a logical, practical approach to control. 
1.4 Fuzzy Logic Temperature Control 
Data normally comes as specific data, not fuzzy, and has to be translated into fuzzy members. 
This is called fuzzification. Fuzzy members are part of a fuzzy set. The specific data may 
belong to more than one member of the same fuzzy set. After the data is fuzzified, it is passed 
through a fuzzy logic inference engine that evaluates all the fuzzy "if-then" rules and produces a 
fuzzy output. Since most plants do not take fuzzy values as inputs, the output from the inference 
engine must be converted into a crisp control value. This is called defuzzification. 
In the system described in this thesis, the input signals coming from temperature sensors have 
to be conditioned. After the signals are conditioned by hardware, they are turned into a crisp 
temperature and fuzzified by software. The fuzzy inference engine, also in software, evaluates 
the fuzzy rules and produces a fuzzy output. Defuzzification is performed in software to produce 
a crisp output which hardware changes into a form that the heating elements can use. 
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CHAPTER 2. 
SYSTEM OVERVIEW 
The fuzzy control system consists of four sections: the amplifier, the analog to digital (AID) 
converter, the IBM compatible computer and software, and the digital to analog (DIA) converter. 
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The four sections work together to measure temperature, com-pare it to the set tem-perature, 
and to adjust the output accordingly (see Figure 2). 
2.1 The Amplifier Board 
Temperature measurements are taken via thermocouples which generate a voltage that is a 
function of temperature. This voltage is in the microvolt range and is susceptible to noise when 
transmitted any significant distance. The amplifier board's job is to accurately amplify each 
thermocouple's voltage to an acceptable level so that it can be transmitted and used by the AID
converter card. 
2.2 The Analog to Digital Converter Card 
In order for a signal to be used by a computer, it must be converted into a form that the 
computer can handle. Since the signal coming from the amplifier card is an analog voltage, it 
must be converted to a digital value before it can be passed to the computer. The AID card sits in 
the IBM compatible computer in one of the expansion slots on the ISA bus. It handles 32 
separate channels with 0-10 V analog signals and converts them to 16 bit numbers (0-65535). 
2.3 The Software 
The most important part of the system is the software. The software running on the computer 
performs many tasks. First, it takes the digital value from the AID card and converts it to a 
voltage. H the voltage originated from a channel with an amplified thermocduple voltage, it has 
to compensate for the amplification and also perform cold junction compensation. After the true 
thermocouple voltage is calculated, a look-up table is consulted in order to obtain a temperature 
value. 
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After the software has calculated the temperature value, it compares it to some set point. 
This is the start of the control algorithm. The temperature value is fuzzified and sent through the 
fuzzy logic inference engine. The inference engine produces an output that is then defuzzified. 
While the software is doing all this, it is also checking for new input parameters. It scans a 
network mounted drive for files that have been changed and then acts upon them. These files 
determine the set points for the furnaces. Because it uses a network mounted drive, the whole 
system can be remotely operated from anywhere there is access to the network. The software 
also checks the system for any anomalous readings. It will report any errors and try to isolate the 
fault. If the fault cannot be corrected on-line, the system will safely shut down and notify the 
user. 
2.4 Digital to Analog Converter Card 
The final component of the system is the digital to analog (D/ A) converter card. It takes the 
digital value that is passed from the fuzzy logic software and converts it to a form that the 
furnace uses. It also handles 32 channels and sits in the computer on the ISA bus. The SCR 
units that provide power to the heating elements require a current input. Since the input 
impedance of the SCR unit changes slightly, a constant current circuit was needed at the output 
of the DI A card. The D/ A card talces eight bit values as inputs and generates output currents of 
0 - 5 mA for the inputs of the SCR units which power the heating elements. 
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CHAPTER 3. 
THERMOCOUPLES AND THE AMPLIFIER BOARD 
3.1 Thermocouples and Cold Junction Compensation 
Since the temperatures in the furnace can exceed 1100°C a simple thermometer cannot be 
used. Something is required that would withstand those extreme temperatures, namely, a 
thermocouple. Thomas Seebeck in 1821 discovered that if one joins two dissimilar metals in a 
loop and one of the junctions is heated, there is a continuous flow of current in the loop. If the 
circuit is broken at the center, the net open circuit voltage is a function of junction temperature 
and the composition of the two wires (see Figure 3). 
Mela!B 
Metal A 
eAS "'Seebeck Voltage 
Figure 3. Thermocouples 
All dissimilar metals exhibit this behavior but certain combinations of metals exhibit 
thermoelectric properties that are especially convenient. These types are standardized and given 
letters to differentiate between them. Currently type R (platinum-rhodium) thermocouples are 
used in the old system. These are among the most expensive because of the value of the metals, 
but their wide temperature range (0-1450°C) makes them a good choice. 
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The thermocouple voltage cannot be measured directly and accurately. If a voltmeter is put 
across the thermocouple, the leads themselves create two more thermocouple junctions due to the 
dissimilarity between the metal of the voltmeter leads and the thermocouple . This introduces an 
error in the reading due to the voltages created by the two additional, unwanted thermocouples. 
The reading has to be compensated. This is called cold junction compensation (see Figure 4). 
One solution to the problem is to physically add an offset voltage in opposition to the voltages 
created by the unwanted thermocouples. This is known as hardware compensation. Since "this 
unwanted offset voltage is a function of the temperature of the voltmeter connections, the 
compensation voltage also has to be a function of temperature in the same fashion as the 
unwanted thermocouple. This solution may be.difficult to implement and is not practical for 
systems with multiple channels. 
Metal A Metal A 
Metal B Metal B 
a) J2, J3 Unwanted Thermocouples 
If J2 and J3 were composed of the same metals, than J2 and J3 would act in opposition and cancel each other out. 
Metal A 
b) 
,) 
Metal A 
MetalB 
This Is an equivalent representation of the circuit above 
if J2, J3, and Jref are at the same temperature .. Here 
J2 and J3 do cancel each other out and only.Jref is left 
for compensation. Since ii is made up of the same 
metals as Ji, we know how Jref behaves and can 
compensate for It by adding an external offset voltage. J re! 
The external voltage source will cancel the offset created 
by the junction Jref. This is called hardware compensation. 
Figure 4. Cold Junction Compensation 
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Another form of cold junction compensation would be to detennine how much error is 
introduced by the unwanted thermocouples and add the error back into the measurement to 
obtain a correct reading. Since the voltmeter used in this system to measure the thermocouple 
voltage is part of a computer, it would be easy to adjust the value in software. This is known as 
software compensation. The temperature of the terminal block where the thermocouples are 
connected to the voltmeter (T red has to be known in order to determine the amount of error 
introduced. Once the tenninal block temperature is known, its offset voltage can be obtained 
through tables. This offset voltage is then subtracted from the reading obtained by the voltmeter 
to get the true thermocouple voltage which can then be converted to a temperature value. 
3.2 Terminal Block Temperature Measurement 
In this system there are multiple thermocouples connected to one terminal block. The 
temperature of this block has to be uniform and has to be measured so that software 
compensation may work. Another temperature measuring device is required, a thermistor. A 
thermistor is a temperature sensitive resistor that has a negative temperature coefficient; that is, 
its resistance decreases with increasing temperature. It is a highly nonlinear but very sensitive 
device. In order to measure the resistance, a current has to flow through the thennistor which 
will cause the thermistor to beat up above the temperature it is supposed to measure. The circuit 
has to be designed to limit the current flowing through the thermistor such that self-heating will 
not affect the resistance and, thereby, the temperature, over some acceptable error range. 
The circuit used is shown in Figure 5 (p.11). It consists of a resistive divider powered by an 
ultra stable 10 V reference followed ,by a unity gain buffer amplifier. The expression for Vow is 
9 
* R, Vout = Vref 
R,+27lkQ 
Since Vout is measured and R1, the resistance of the thermistor, is unknown: 
Ri = 271k.Q: * Vour
V,e1- Vout 
Temperature is then calculated by using the thermistor equation: 
where 
Ro(',;) =/(*-t) 
R,(T,) 
T1 is the temperature specified by the manufacturer.
T2 is the temperature of the terminal block. 
Ro(T1) is the resistance at absolute temperature T 1 •
Ro(T 2) is the resistance, Rt. at some absolute temperature T 2. 
e is 2.718. 
f3 is a constant which depends on the material used to make the thermistor. 
Hence, the temperature of the terminal block is 
1 
T,
= 
1 R( 
__l_ __ ln ° T,) 
T, � Ro(T,) 
(3.1) 
(3.2) 
(3.3) 
(3.4) 
The parameters Ro(T1) and B are supplied by the manufacturer, and Ro(T2J=R1, the resistance 
of the thermistor, is calculated from V0ur so that T2 can be calculated. T2 is the temperature of the 
terminal block to which all the thermocouples are connected. 
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Figure 5. Thermistor Circuit 
3.3 Thermocouple Amplifier Circuit 
Vout 
A temperature difference of I C0 generates a difference in thermocouple voltage of less than 
40 µV. A 16 bit AID converter with a 0-5 V range has a resolution of 76 µV. Since a resolution 
of 0.1 C0 is desired, the thermocouple voltage has to be amplified. The circuit in Figure 6 is used 
to amplify each thermocouple voltage. The circuits use Burr-Brown INAlOl instrumentation 
amplifiers. They are highly linear, low noise amplifiers and have a small gain error so as to 
minimize any error introduced by the circuit. The amplified signals also help by reducing the 
effect of noise on the lines between the amplifier board and the AID card. 
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Figure 6. Thermocouple Amplifier Circuit 
There are nine thermocouples to read on each side of the furnace. To keep the amplifiers as 
close as possible to the thermocouples, two amplifier boards are used - one on each side. Each 
amplifier board consists of twelve amplifier circuits with a tenninal block to which the 
thermocouples are connected. Each board has a ther
m
istor and the support circuitry to measure 
the terminal block temperature for cold junction compensation. Since there are only nine 
channels needed on each side, there are six extra channels (three on each side), which can be 
used as spares if one channel should fail or if a calibrating thermocouple is desired to measure 
the actual temperature inside the furnace tube. 
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CHAPTER 4. 
ANALOG TO DIGITAL CONVERTER BOARD 
The amplified thermocouple voltage is received by the analdg to digital (AID) converter card. 
This card transforms the analog signal into a digital representation of the amplified thermocouple 
voltage value. The AID converter card consists of an input section, the 16 bit converter, and the 
logic that passes the digital value to the ISA bus (see Figure 7). 
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Figure 7. AID Converter Block Diagram 
There are three thermocouples per furnace tube. With six tubes, that is a total of 18 
thermocouples to read. Rather than have 18 separate converters, the signals are multiplexed to a 
single converter. Since there are no 18 to 1 analog multiplexers, two 16-to-1 muxes are used for 
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a total of 32 separate channels. Eighteen will be used for the operation of the furnace, two 
channels will be used to calculate the tenninal block temperatures of the amplifier boards for 
cold junction compensation, and one will monitor the output of the D/A board. This leaves 
eleven spare channels to which other sensors may be connected. These other sensors may be 
calibration thermocouples, perhaps a humidity monitor, or even a sensor to monitor line voltage. 
The input impedance of the ND converter is only 5 ill. Since this low impedance might 
load the signal causing an erroneous reading, the signal is buffered with a unity gain 
instrumentation amplifier. This solves the loading problem but the input impedance to the buffer 
is now too high. The muxes, the wiring, and the buffer introduce an effective RC circuit with a 
big time constant. Because of this, if a channel that carries a high voltage is selected to be 
converted and then the channel is switched to read one with a low voltage, the charge left from 
the high voltage channel does not have enough time to dissipate before the ND performs its 
conversion resulting in a very inaccurate reading. The solution is to lower the input impedance 
of the buffer by adding an 11 MO resistor in parallel from the input of the buffer to ground. This 
lowers the channel switching delay considerably and does not affect the loading of the signal. 
4.2 Analog to Digital Converter 
The heart of the ND board is the AID converter chip. It performs the conversion from an 
analog voltage to a 16 bit digital output. The chip has a -selectable input range of 0-2.5 V, 
±2.5 V, 0-5 V, ±5 V, 0-10 V, and ±10 V. Since the negative range is not used because all of the 
thermocouple voltages are positive, the 0-10 V range was selected to obtain the highest noise 
immunity. This gives a resolution of IO V = 10 v =152 µv. This is the maximum resolution, but2 16 65536 
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due to noise, the best repeatable resolution achieved is about 600 µV. This does correspond to a 
temperature resolution of 0.1 C0 or better. 
4.3 Programmable Logic Devices 
Once the converter chip has finished its conversion, the number obtained has to be made 
available to the computer software. There are three programmable logic devices (PLDs) that act 
as buffers and pass the sixteen bits of data onto the ISA bus. Standard TTL buffers were 
available, but, during the development stage of the board, PLDs were used since they can be 
readily changed to allow for changes in the circuit, additions, improvements, etc. 
The bus logic is also made up of PLDs. When the software requests to read from the ND 
card, it alters certain signals on the ISA bus. The bus logic is responsible for monitoring these 
signals and recognizing when the card is being accessed. When it sees the correct combination 
of these signals, the bus logic PLDs do several things. First, they tell the bus to wait for the 
number by taking control of certain signals on the ISA bus. Second, they determine which 
channel is being requested and send the appropriate latched signals to the multiplexers in order to 
allow the correct analog signal to pass through continuously to the ND chip until a different 
channel is selected. Third, they tell the AID chip to perform its conversion and tell the buffer 
PLDs to allow the data to be put on the bus. After the ND chip signals the bus logic PLDs that 
the data is ready, the bus logic PLDs inform the ISA bus that the data is valid and that the bus 
does not have to wait any longer. Finally they relinquish control of all ISA bus signals and tell 
the buffer PLDs to isolate their output from the bus. 
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4.4 Fault Tolerance and Detection 
The AID chip is the most important component of the AID card. If it fails, then the whole 
system fails. To prevent this, a redundant AID converter chip was installed. Most of its signals 
are connected independently from the other AID chip (see Figure 7). It remains isolated except 
for the +5 V power supply line and the signal telling it to start its conversion. If the software 
detects a signal coming from the AID that does not seem correct for all channels, it can signal the 
ND board to power up the spare AID converter and resume operation while it signals the user 
that the first chip has failed. This powering up and switching of converters are controlled by the 
bus logic PLDs. 
During a normal conversion, ISA bus operations are halted until the bus logic PLDs 
relinquish control. They do not release control until the AID chip sends a si�nal that it is done 
converting. A potential problem arises if the AID chip crashes and fails to send the data ready 
signal to the bus logic PLDs. The Pills will not relinquish control of the ISA bus and the whole 
computer locks up and has to be rebooted. To prevent this, the bus logic PLDs have a time-out 
protection. At the beginning of every conversion, a pulse is initiated that lasts longer than the 
longest possible conversion time of the ND chip. The PLDs check if the ND chip beats this 
time-out pulse. If it does not, then the PLDs time out and surrender control of the bus back to the 
computer and the system does not crash. Since garbage will be passed as data, the software 
should recognize this and bring the spare converter on-line. 
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5.1 Signal Conditioning 
CHAPTERS. 
SOFTWARE 
After the amplified thermocouple voltage is passed to the AID board and digitized to a 16 bit 
number, it must be transformed into a temperature value (see Figure 8). To calculate the 
temperature, the thermocouple voltage must first be calculated. The number passed from the 
AID card is a sixteen bit number related to the thermocouple voltage value. To obtain this 
voltage, the software compares the digital value to a table of known digital values/voltages. 
There is an entry for every one-half volt increment. If the digital number falls between two 
entries, the software will linearly interpolate to determine the voltage. The accuracy of this 
voltmeter is limited by the resolution of the AID chip and the accuracy of this table of digital 
values/voltages. To generate this table, a precision digital multimeter (DMM) was used along 
with a low noise, battery powered, variable voltage source. The voltage source was set and 
measured with the D:MM while the AID rendered its digital value. The voltage and the digital 
value were recorded in the table and the process continued with a new voltage until the table was 
filled. The resolution is limited to 1 mV and the accuracy is limited to the accuracy of the 
calibrating DMlvL Initial calibration yielded an accuracy of ±5 m V, but a better accuracy can be 
achieved with a freshly calibrated DMM. 
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Figure 8. Digital Number To Temperature Conversion 
The next step in calculating the temperature is to compensate for any amplification. The 
amplifier board increased the thermocouple voltage by some set gain. The software has to 
compensate for this gain by dividing the voltage by the gain of the amplifier circuit. This: gain is 
determined by a resistor connected to each instrumentation amplifier. Each resistor is slightly 
different; hence, the gain of each channel is slightly different. To obtain the most accurate gain 
value, each gain resistor was measured with a precision DMM to obtain its actual resistance. 
This value was recorded along with its channel number. The gain for each channel was 
calculated using the gain equation from [3]. Using these results a table was constructed with 
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gain/channel values. The software looks in this table for the channel and finds the gain. It 
divides the channel's voltage by the channel's gain to get the uncompensated thermocouple 
voltage. 
Due to the thermocouples created when the thermocouple wires are connected to the terminal 
block, the thermocouple voltage has to be cold junction compensated. To do this in software, the 
temperature of the tenninal block has to be known. The block temperature is measured by the 
thermistor circuit on the amplifier board that generates a voltage as a function of block 
temperature (see Chapter 3). This voltage is carried on another ND channel. The software takes 
this voltage and converts it to a temperature using Equation (3.4), The software looks up this 
temperature in a table to obtain the thermocouple voltage ( offset voltage) that corresponds to this 
temperature. The software then subtracts this voltage from the uncompensated thermocouple 
voltage to obtain the true thermocouple voltage. Finally, it looks up this true thermocouple 
voltage in a table to obtain the actual temperature of the thermocouple. 
5.2 Fuzzy Members 
The next step in software is the fuzzy control algorithm. The temperature has to be fuzzified 
into its respective fuzzy members. There are two fuzzy input sets and one fuzzy output set. The 
input sets are TEMPERATURE ERROR and CHANGE IN TEMPERATURE. They have 
the following members: 
TEMPERATURE ERROR 
(ERROR), 
NEGATIVE BIG (NB) 
NEGATIVE MEDIUM (NM) 
NEGATIVE SMALL (NS) 
CHANGE IN TEMPERATURE 
(DTEMP), 
NEGATIVE BIG (NB) 
NEGATIVE MEDIUM (NM) 
NEGATIVE SMALL (NS) 
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ZERO (ZO) 
POSITIVE SMALL (PS) 
POSITTVE MEDIUM (PM) 
POSITIVE BIG (PB) 
ZERO(ZO) 
POSIDVE SMALL (PS) 
POSIDVE MEDIUM (PM) 
POSIDVE BIG (PB) 
Their shapes can be found in Appendix A. The output set is CHANGE IN OUTPUT and 
has the following members: 
CHANGE IN OUTPUT 
(SCR), 
NEGATIVE BIG (NB) 
NEGATIVE MEDIUM (NM) 
NEGATIVE SMALL (NS) 
NEGATIVE TINY (NT) 
ZERO(ZO) 
POSITIVE TINY (PT) 
POSITIVE SMALL (PS) 
POSITIVE MEDIUM (PM) 
POSITIVE BIG (PB) 
Their shapes can also be found in Appendix A. The numbers associated with the boundaries 
of the members are cont�ned in another table in software. This table is in the form of a file 
which can be easily changed to tune the system. 
The software takes the temperature error, which is the difference between the actual 
temperature and the desired temperature, and puts it into its respective members whose range 
falls within its value (fuzzification). For the change in temperature, the present temperature is 
subtracted from the previous temperature to obtain the derivative of temperature. This value is 
then fuzzified into its various members. 
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5.3 Fuzzy Rules 
The if-then rules are the heart of fuzzy control. They are linguistic statements derived from 
human reasoning. They model what a human operator would do if (s)he was controlling. The 
if-then rules determine the value of the output memberships. There may be several rules that are 
true at the same time and cause several output members to have a nonzero values. To defuzzify 
the output set into a single crisp output value, the centroid of the area represented by members is 
calculated. The crisp control output corresponds to the location of the centroid. 
For this system there are 51 rules which can be found in Appendix B. All of these rules are 
evaluated after all the input members are established. The centroid of the output set is calculated 
and defuzzified into a 0-255 digital value which is passed to the DIA card. 
5.4 Fault Detection 
Occasionally, the software will enter into its maintenance mode. It will check for failures in 
the in_put channels by verifying that they are all within a certain tolerance. If there is only one 
channel that appears to have failed, the system will inform the user. If several channels seem to 
be faulty, the software will attempt to bring the spare AID converter chip on line. If the trouble is 
alleviated, then the AID chip was at fault and the user is notified of the failure and the system 
will keep operating. If the problem is not alleviated, the system will shut down safely (fail safe). 
Software can also check the output oftheD/A card by monitoring the output voltage of the DIA
chips (see Chapter 6) to see that it is operating correctly. 
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CHAPTER 6. 
DIGITAL TO ANALOG CONVERTER CARD 
The digital to analog (D/A) converter card takes an 8 bit value (0-255) and converts it to a 
0-5 mA constant current source. It consists of bus logic, DIA chips, voltage to current circuits, 
and voltage monitoring circuits (see Figure 9). 
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Figure 9. Digital to Analog Converter Board Block Diagram 
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6.1 Bus Logic 
The bus logic circuitry, like in the ND card, is made up of PLD chips. They do basically the 
same job as those in the AID card. They monitor the bus for certain signals that indicate that the 
software has to write data to the board; they send signals to the DIA chips telling them to latch 
the data that is present on the ISA bus; and they also control the voltage monitoring circuitry. 
6.2 Digital to Analog Converter Chips 
The D/ A chips are the heart of the D/ A board. They take an 8 bit value and convert it to a 
voltage between O V and some external reference voltage. The reference voltage determines the 
maximum output voltage. The reference voltage used in this system is an ultra-stable 10 V 
source like the one used in the thennistor circuit of the amplifier board. 
There are three heating elements for each furnace tube for a total of 18 outputs. The original 
design had 18 separate DIA chips. These were replaced by four octal eight bit DIA chips. Each 
one of these chips has eight independent DIA converters built in, each with an eight bit latch to 
hold the data. There is a total of 32 separate channels, leaving 14 spare channels to be used in 
the case of a failure. 
6.3 Current Output Circuitry 
The heating elements are controlled by SCR units. These SCR units require a current input 
of 0-5 rn.A. Since the DIA chips output a voltage, this voltage must be converted into a current 
insensitive to load changes. The circuit used on the DIA board that performs this function is 
shown in Figure 10. It consists of two operational amplifiers, four resistors, and a potentiometer. 
The potentiometer is used to set the maximum output current. All potentiometers are set for a 
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maximum of 5 mA but can be set as high 20 rn.A. If the SCR units have to be replaced, available 
new units require a 4-20 rnA current input. The potentiometer can then be changed for use with 
the new units. 
10k 
R1 
Vin (from DIA chips) 
10k 
R2 
Vin"R3 
R5"R1 
R4 1k 
+ 
1k 
R3 
RS 
RL 
Figure 10. Voltage to Current Circuit 
6.3 Voltage Monitoring Circuitry 
0.5k 
: SCR Unit 
To detect faults in the DIA card, the outputs have to be monitored to ensure that they are 
functioning correctly. Rather than have 32 signals returned to the AID card, the 32 outputs from 
the DIA chips are connected to two 16 to 1 analog multiplexers. To monitor these outputs, only 
one signal is passed at a time back to the AID card. The bus logic PLDs on the DI A card select 
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which channel is to be monitored by the AID card. The software informs the DIA card that it 
wants to monitor a different channel. It cannot specify which channel, but only to change the 
channel. The PLDs on the DIA card have a 5 bit counter that will cycle through all 32 channels. 
When a channel change is requested, the counter is incremented and the next output channel is 
sent back to the AID card. The Software must keep track of how many times it sends the change 
channel signal so as to keep track of which output channel it is monitoring. The software can, 
however, tell the DIA card PLDs to reset their counter and start with channel number 0. The 
software can then monitor every output and decide if it is within normal operating parameters. If 
one channel is not, then the user can be notified which output has malfunctioned, and the user 
can then switch it to a spare output channel. 
6.4 Passive Failure 
A possible problem may occur in the system if the computer were to lock up while the 
outputs to some of the furnace tubes were set at maximum heating. The temperature could ramp 
up dangerously high and possibly burn out the heating elements, melt wire insulation, or even 
start a fire. Even though each of the three sections of each furnace tube has its own over 
temperature protection system that will shut off the power to the heating elements if the 
temperature exceeds some set point, a separate protection system was desired because these 
systems have failed in the past. A passive failure circuit was incorporated into the DI A card to 
protect against accidental overheating. 
Every time the computer writes to the DI A card, it triggers a pulse that remains high for about 
40 sec. This pulse is connected to a relay that supplies power to the 10 V reference source for the 
DIA chips. If the computer crashes, the board will not be written to, the pulse will go low after 
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40 sec, the relay will cut the-power to the reference voltage source, and the reference voltage will 
go to O V. If the reference voltage is O V, then the outputs of all the D/ As will also be O V; 
hence, the current sources will be shut off thereby turning off the heating elements. 
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CHAPTER 7. 
SYSTEM OPERATION 
7.1 Channel Setup - Connectability 
There are 21 connections to the 32 channel AID card. Also, there are 18 connections to the 
32 channel DIA card. To make it easy to set up a system with this many channels, a junction box 
was created (see Figure 2(a)). This box makes it simple to rearrange channels, switch to spares, 
connect calibration thermocouples, etc. The left side of the box has the connections to the SCR 
units, the left amplifier board, and the right amplifier board, while the right side of the box has 
the connections to the AID card and the DI A card. In the middle there are rows of berg sticks­
one male berg connector for every channel (see Appendix C). Connection is made via a jumper 
wire that fits over the berg connector, thus allowing any two points to be easily connected. 
Since the amplifier boards also have spare channels, a simple connection scheme is desired 
here too. Instead of connecting the thermocouple wires directly to the terminal block, they are 
plugged into a bank of subminiature connectors (made of the same metals as the thermocouples) 
that are connected to the terminal block. The thermocouple wires are terminated with two-prong 
male connectors which simply plug into the female connectors. 
Once all 18 thermocouples are connected through the amplifier board to the AID card along 
with the two thermistor channels and the 18 SCR units are connected to the DIA card, the 
software has to know where everything is connected to operate correctly. This is accomplished 
through a setup file. When the system is initially set up, the user will enter all pertinent data 
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about where all connections are routed into a text file on the computer. The software reads in this 
setup file when the control program is started. 
7 .2 Configuration Files 
When the control program is first run, not only is the setup file loaded, but another file, the 
configuration file, is alsoJoaded into memory. This main configuration file contains data about 
the operation of the system. It contains the lookup tables, one for each converter, that the 
software uses to convert the digital value (from the AID card) to a voltage. Also contained in this 
file are the gains of each channel of the amplifier boards, Data about the thermistor circuits is 
included in this file along with other parameters such as I/0 address space, channel delay factor, 
and controIJer sampling interval. 
Data about the fuzzy logic members and rules is not contained explicitly in the software. 
Instead, the data is stored in separate text files that are also loaded into memory when the 
software is initialized. This way any changes to the rules or fuzzy logic members needed for 
tuning can be accomplished without having to recompile the software. 
7.3 Command Input 
Once the program is running, it will look for a recipe file. This file, which is located on the 
network mounted drive, specifies the temperatures and times at which each furnace tube should 
be set. The program will periodically check to see if this recipe file has been altered. If the file 
was altered, the software will load in the updated recipe file and change the set temperatures to 
reflect the new settings. 
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In addition to the recipe file there is another way to give commands to the software. It is in 
the form of another file that the software looks for, the talk file. This file contains one-line 
commands that are processed immediately by the software. If this file exists, the software halts 
processing of the recipe file and processes the talk command. After the talk command has been 
processed, the file is deleted and processing of the recipe file is resumed. 
There is one final way to give commands to the software, through the keyboard .. The 
keyboard is periodically checked for input. When a command is entered on the keyboard, the 
software processes this command before all others. This will be the least used form of input 
since the computer and keyboard will be located at the back of the furnace. 
7.4 Output Logs 
Every action that the controllers take is important and has to be recorded. An output log file 
is created which contains this data. When the software loads in a new recipe file, alters control 
settings, notifies the user that the furnace tube has reached its set temperature, reports any errors, 
or processes any talk or keyboard commands, the output Jog is written to with the time and date 
and what occurred. 
The temperatures of all the furnaces are displayed on the main screen of the computer, but the 
computer is located at the back of the furnace where the screen is not accessible. Depending 
upon what was included in the recipe file, the temperatures may be continually sent to an output 
file. This ·action can also be initiated by a talk command or a keyboard command. All of the 
temperatures of all the furnace tubes can be monitored with an output file or just one zone or one 
furnace tube. Any combination is possible. 
29 
---------------- --·----
Other parameters can also be monitored via files, the values of the SCRs, the voltages of the 
thermocouples, or the terminal block temperatures. As opposed to constant update of these 
parameters, single values can instead be written to a file. 
7.5 Remote Operation 
Because this system uses files from a network mounted drive as a means of input, the system 
can be remotely operated. Any computer that has access to the same drive can give commands to 
the furnace controller. This remote computer only has to alter the- recipe file by making changes 
to it and saving it in the same path on the same drive that the software is looking. The remote 
computer can also give instantaneous conunands by writing the command into the talk file. 
The remote computer can have access to all the temperatures if it sends the appropriate 
command to the furnace controller. This will cause the furnace computer to continually output 
the temperatures to a file that the remote computer can read. 
Remote operation has many advantages. Before the teaching assistant (TA) is arrives at the 
laboratory, (s)he can log in to a university computer system from home and remotely power up 
the furnaces to some set temperature. Then when the TA arrives, the furnaces are ready to be 
used. Also if the TA goes home in the evening and forgets to turn the furnaces down or off, (s )he 
can log in from home and do this without having to return to the laboratory. 
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CHAPTERS. 
FUTURE CONSIDERATIONS 
The system developed in this thesis offers a stimulating and challenging platform for future 
developments. These may include changes to the hardware and to the software. 
8.1 Real Network Con_nections 
Using a network mounted drive to pass data between computers works, but it is slow, 
inefficient, and hard on the drive. The solution is to use real network connections. This will 
allow the computers to talk to each other directly, without the use of the network mounted drive. 
Data can be passed instantaneously with no wony of wearing down the drive. With this solution, 
the user will have to log in to the furnace computer. This will permit limiting the number of 
users who have access by assigning passwords. 
8.2 Software Developments-
There are several areas of development for the software. Some are additions to the existing 
software on the furnace computer while others are new separate programs that run on a remote 
computer. 
As it stands, the controller has to be tuned by hand. Software could be added so that the 
controller could monitor its own perfotmance and modify the fuzzy members or rules to improve 
performance. Also, software could be added to allow for temperature profiling, that is, finding 
the temperatures that exist along various points inside the furnace tube to determine how flat the 
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center zone is and relate it to the temperatures of the thermocouples that are on the outside of the 
tube. 
Some development can also be made in the fault detection part of the software. When the 
software detects a failure, it reports it to the user and the user must figure out how to switch to a 
new channel and then adjust the setup files by hand. Software can be added to modify the fault 
detection algorithm and guide the user step by step with pictures on the screen on how to switch 
to a spare channel; the software can automatically adjust the setup files. 
A user interface can be written for the remote computer that will allow the user to control the 
furnace without knowing any of the commands. As it is, the user has to manually alter the files 
to remotely operate the furnace. This remote program can also keep track of times and 
temperatures in order to calculate diffusion coefficients. 
8.3 Control of Gas Flow Relays 
There are gasses that flow in each furnace tube. Some gasses flow continually while others 
have to be turned on and off. The valves are.controlled by relays that can be controlled by the 
computer with the correct hardware modifications. The software can then be altered to allow for 
control of these gas flows to be automated or be included in the recipe file. 
8.4 Layout of Boards 
The circuit boards used in the prototype system should be replaced by regular printed circuit 
boards with copper traces and soldered connections. This should improve the lifetime of the 
boards. 
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if ERROR is NB then SCR is PB 
if ERROR is PB then SCR is NB 
APPENDIXB. 
FUZZY LOGIC RULES 
if ERROR is NM and DTEMP is PB then SCR is NS 
if ERROR is NM and DTEMP is PM then SCR is ZO 
if ERROR is NM and DTEMP is PS then SCR is NT 
if ERROR is NM and DTEMP is ZO then SCR is PB 
if ERROR is NM and DTEMP is NS then SCR is PB 
if ERROR is NM and DTEMP is NM then SCR is PB 
if ERROR is NM and DTEMP is NB then SCR is PB 
if ERROR is NS and DTEMP is PB then SCR is NM 
if ERROR is NS and DTEMP is PM then SCR is NS 
if ERROR is NS and DTEMP is PS then SCR is ZO 
if ERROR is NS and DTEMP is ZO then SCR is PT 
if ERROR is NS and DTEMP is NS then SCR is PS 
if ERROR is NS and DTEMP is NM then SCR is PM 
if ERROR is NS and DTEMP is NB then SCR is PB 
if ERROR is ZO and DTEMP is PB then SCR is NB 
if ERROR is ZO and DTEMP is PM then SCR is NS 
if ERROR is ZO and DTEMP is PS then SCR is NT 
if ERROR is ZO and DTEMP is ZO then SCR is ZO 
if ERROR is ZO and DTEMP is NS then SCR is PT 
if ERROR is ZO and DTEMP is NM then SCR is PS 
if ERROR is ZO and DTEMP is NB then SCR is PB 
if ERROR is PS and DTEMP is PB then SCR is NB 
if ERROR is PS and DTEMP is PM then SCR is NM 
if ERROR is PS and DTEMP is PS then SCR is NS 
if ERROR is PS and DTEMP is ZO then SCR is NT 
if ERROR is PS andDTEMP is NS then SCRis ZO 
if ERROR is PS and DTEMP is NM then SCR is PS 
if ERROR is PS and DTEMP is NB then SCR is PM 
if ERROR is PM and DTEMP is PB then SCR is NB 
if ERROR is PM and DTEMP is PM then SCR is NB 
if ERROR is PM and DTEMP is PS then SCR is NB 
if ERROR is PM and DTEMP is ZO then SCR is NB 
if ERROR is PM and DTEMP is NS then SCR is PT 
if ERROR is PM and DTEMP is NM then SCR is ZO 
if ERROR is PM and DTEMP is NB then SCR is PS 
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APPENDIXC. 
JUNCTION BOX DIAGRAM 
NC-> 
C 6-> D<-L 6 
R 6-> D D<-Gnd 
CS-> D D<-L5 
R 5-> D D<-Gnd 
C4-> D D<-L4 R 4-> D D<-Gnd DD C3-> 0 0<-L3R 3-> o o<-Gnd
C2->oo<-L2 
R 2-> D o<-Gnd 
Cl-> 0 O<-L I 
R 1-> D 0<0Gnd 
SCR Units 
NC-> D D<-Temp 
Ch read-> D D<-Th 12 
Gnd-> D D<-Th 11 
Gnd-> D D<-Tb 10 
Gnd-> D D<'-Tb 9 
Gnd-> D D<-Th 8 
Gnd-> D D<-Th 7 
Gnd->0 D<-Th6 
Gnd-> D 0<-Th 5 
Gnd-> D D<-Th 4 
Gnd-> D D<-Th 3 
Gnd-> D D<-Th 
Gnd-> D D<-T 
NC-> D <-Temp 
Ch read-> D D<-Th 12 
Gnd-> O o<·Th 11 
Gnd-> o o<-Th 10 
Gnd-> o o<-Th 9
Gnd-> o o<-Th 8 
Gnd;> o o<-Th 7 
Gnd-> D o<·Th 6 
Gnd-> o o<-Th 5
Gnd-> o o<-Th 4 
Gnd-> o o<-Th 3
Gnd-> o 0<-Th 2 
Gnd-> 0 o<-Th I 
Thermocouple 
Bank 1 
Ch 0-> D <-Ch 19 
Ch 1->D D <·Ch 20 
Ch2->0 D<-Ch21 
Ch 3->D O <-Ch 22 
Ch 4-> D D <-Ch 23 
ChS->D D<-Ch24 
Ch 6-> D D <-Ch 25 
Ch 7-> D D <-Ch 26 
Ch 8-> D O <-Ch 27 
Ch 9->D D <-Ch 28 
Ch 10-> 0 D <-Ch 29 
Chll->D D<-Ch30 
Ch 12->D D <-Ch 31 
Cb 13-> D D <-Gnd 
Ch 14-> O o <-Gnd
Ch 15->D o<-Gnd 
Chl6->oo<-Gnd.
Ch 17-> D o<-Momtor 
Ch 18->D o<-NC
Digital to Analog 
Converter Board 
ChO-> 0 <-Ch 19 
Ch l·>D D <-Ch 20 
Ch 2->D D <-Ch 21 
Ch 3->D o <-Ch 22 
Ch 4->0 D <·Ch 23 
Ch 5->D O <-Ch 24 
Ch 6->D o <-Ch 25 
· Ch 7->0 o <-Ch 26
Ch 8->D o <-Ch 27 
Ch 9->0 o <-Ch 28
Ch 10->0 o <-Ch 29
Ch 11->o o <-Ch 30
Ch 12->D D <-Ch 31
Ch 13->o O <-Pst mux
Ch 14->o O <-Ch read
Ch 15->o D <-Gnd 
Ch 16->o D <-Gnd
Ch 17->o o <-Gnd
Ch 18->o O <-NC 
Analog to Digital
Converter Board
Junction Box 
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APPENDIXD. 
PROGRAMMABLE LOGIC DEVICE FILES 
The following pages contain the equation files for each PLO. 
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;PALASM Design Description 
;---------------------------------- Declaration Segment 
TITLE ADDRESS LOGIC DECODING FOR A/D CONVERTER 
PATTERN 
REVISION 
AUTHOR JIM BUSZKIEWICZ 
COMPANY 
DATE 05/2q/93 
CHIP _ADADDRL2 PALCE22V10 
,---------------------------------- PINOUT ------------------------.
CLK 
SA[6J 
SA[7J 
SA[8] 
·SA[9]
ADSET[O]
ADSET[l]
ADSET[2]
ADSET [3]
AEN
IOR 
GND 
PAL22Vl0 
vcc 
NC 
PULSE 
STATE2 REG 
STATEl REG 
CONVERT cm1 
PEQ COM 
IOCHRDYCOM 
°ENABLE COM 
ENMAINLREG 
-CS16 REG
STATUS
,---------------------------------- PIN Declarations ---------------
PIN 1 CLK 
PIN 2 •. 5 SA[6 •• 9]
PIN 6 •• 9 ADSET[O •• 3] 
PIN 10 AEN 
PIN 11 IOR 
PIN 13 s°TATUS 
PUI 14 CS16 REGISTERED 
PIN 15 =ENMAINLG REGISTERED 
PIN 16 ENABLE REGISTERED 
PIN 17 IOCHRDY COMBINATORIAL 
PIN 18 PEQ COMBINATORIAL 
PIN 19 CONVERT COl·lBINATORIAL 
PIN 2b STATEl REGISTERED 
PIN 21 STATE2 REGISTERED 
SIN 22 PULSE ;INPUT 
,----------------------------------- Boolean Equation Segment 
EQUATIONS 
PEQ /SA[6) * ADSET[O] + SA[6] * /ADSET[O] + 
/SA[7] * ADSET[l] + SA[7} * /ADSET[l] + 
/SA[8] * ADSET[2] + SA[8] * /ADSET!2] + 
/SA[9J * ADSET[3] + SA[9] * /ADSET[3] 
IOCHRDY � AEN + IOR + PEQ + STATE2 * /STATEl +/PULSE * STATE1 * STATE2 
ENABLE� CONVERT-+ PULSE + /_IOR * /AEN * /PEQ 
IF /AEN * / IOR * /PEQ * /STATUS * /STATEl * /STATE2 * /PULSE THEN 
BEGIN-
ELSE 
CS16 = 0 
s°TATE1 = 1 
STATE2 = 0 
CONVERT = 1 
END 
BEGIN 
IF /AEN * I IOR * /PEQ* STATUS * STATEl * /STATE2 THEN 
BEGIN -
CS16 = 0 ;ENTER GOT STATUS 
s°TATEl = 1 
STATE2 = 1 
CONVERT "'O 
END 
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ELSE 
END 
EEG IN 
IF /AEN * /_IOR * /PEQ * STATUS * STATEl * STATE2 * PULSE THEN
BEGIN 
CS16 "" 0 
5TATE1 = 1 
STATE2 = 1 
CONVERT = 0 
ENO 
ELSE 
END 
BEGIN 
IF /AEN */_IOR * /PEQ */STATUS * STATEl *STATE2 * PULSE THEN
BEGIN 
STATEl "' 0 
STATE2 = 1 
CONVERT = 0 
CS16 = 0 
END 
ELSE 
BEGIN 
;STATUS WENT LOW SEND 
;I/OCHRDY HIGH 
; OR FAIL SAFE 
IF /AEN */_IOR */PEQ �/STATUS *STATEl * /STATE2 * PULSE THEN
BEGIN 
CS16 = 0 
5TATE1 = l ; OR FAIL SAFE 
STATE2 = 0 
CONVERT = 0 
ENO 
ELSE 
BEGIN 
IF /AEN */_IOR * /PEQ �/STATUS � /STATEl *STATE2 * PULSE THEN 
BEGIN 
STATEl O 
STATE2 1 
CONVERT = 0 
END 
ELSE 
BEGIN 
;WAIT FOR IbR TO GO HIGH 
;SO IT CAN RESET 
IF /AEN */_!OR */PEQ * STATEl * /PULSE THEN
BEGIN 
STATEl = 1 
STATE2 "' 0 
CONVERT = 0 
END 
ELSE 
BEGIN 
STATEl = 0 
STATE2 = 0 
CONVERT= 0 
END 
END 
END 
END 
END 
ENMAINLG = SA[6} * ADSET[O] + /SA[6] * /ADSET[O] +-
/SA[7} * ADSET[l] + SA[7] * /ADSET[lJ + 
/SA[8] * ADSET[2] + SA[8] * /ADSET[2] + 
/SA[9] * ADSET!3J + SA[9] * /ADSET[3] + 
AEN + IOR 
;GLOBE.RSTF = /AEN 
CS16.TRST = ENABLE 
IocHRDY.TRST = ENABLE 
,----------------------------------- Simulation Segment------------
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;PALASM Design Description 
,---------------------------------- Declaration Segment ------------
TITLE Maintenance logic for A/D Board 
PATTERN 
REVISION 
AUTHOR Jim Buszkiewicz 
COMPANY 
DATE 05/24/93 
CHIP _maintlgl PAL22Vl0 
; -----
OLK 
SA[l] 
SA[2] 
SA[3] 
SA[4] 
SA[5] 
ENABLE 
ENMAINL 
STA TUSA 
STATUSB 
PINOUT 
PAL22V10 
1 24 
2 23 
3 22 ' 21 
5 20 
6 19 
7 18 
8 17 
9 16 
10 15 
vcc 
A[l) REG 
A[2) REG 
A[3) REG 
A[4] REG 
A[5] REG 
STATUS COM 
BLK CH RCOM 
ENB00 - QOM 
ENBOl COM 
NO 11 14 /A BSEL REG 
GND 12 13 NC 
,----- ----------- PIN Declarati9ns 
SIN 1 OLK 
PIN 2 SA[l) 
PIN 3 SA[2) 
SIN ' SA[3] 
PIN 5 SA[4] 
PIN 6 SA[5] 
PIN 7 ENABLE 
PIN 8 ENMAINL 
SIN 9 STA TUSA 
PIN 10 STATUSB 
PIN 13 A[5] REGISTERED 
PIN 14 A BSEL REGISTERED 
PIN 15 EiiBOl COMBINATORIAL 
SIN 16 EN BOO COMBINATORIAL 
SIN 17 STATEl REGISTERED 
PIN 18 STATUS COMBINATORIAL 
PIN 19 A[5] REGISTERED 
PIN 20 A[4] REGISTERED 
PIN 21 A[3] REGISTERED 
PIN 22 A[2) REGISTERED 
PIN 23 A[l] REGISTERED ,----------------------------------- Boolean Equation Segment 
EQUATIONS 
IF SA[l} * /SA[2} * /SA[3] * /SA[4] * /SAIS] * /ENMA1:NL THEN 
BEGIN 
ENBOO=l 
ENBOl""O 
END 
ELSE 
BEGIN 
;GROUP A (01) 
IF (SA[l] * SA[2] * /SA[3] * /SA[4] * /SA[5] * /ENMAINL THEN 
BEGIN 
ENB00"'0 
ENBOl"-1 ;GROUP B (10) 
END 
ELSE 
BEGIN 
INPUT 
INPUT 
INPUT 
INPUT 
INPUT 
INPUT 
INPUT 
INPUT 
INPUT 
INPUT 
OUTPUT 
OUTPUT 
OUTPUT 
OUTPUT 
OUTPUT 
OUTPUT 
OUTPUT 
OUTPUT 
OUTPUT 
OUTPUT 
OUTPUT 
IF SAtl} * SA[2] * /SA!3] '* /SA[4] * /SA[5) * /ENMAINL THEN 
BEGIN 
END 
ELSE 
ENBOO 1 
ENBOl "- 1 ;GROUP C (11) 
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END 
END 
BEGIN 
ENBOO=O 
ENBOl=O 
END 
;DEFAULT CONDITION (00) 
IF /SA[l] * /SA[2] * SA[3J " /SA[4] * /SA[S] * /ENMA!NL * /STATEl THEN 
BEGIN 
S'I'ATEl 
A BSEL 
END 
1 
/A_BSEL 
ELSE 
BEGIN 
IF STATEl * /ENMAINL THEN 
BEGIN 
STATEl l 
A_BSEL = A_BSEL 
END 
ELSE 
BEGIN 
IF S'I'ATEl * ENMAINL THEN 
BEGIN 
STATEl = 0 
A_BSEL A_BSEL 
END 
ELSE 
BEGIN 
STATEl = 0 
A_BSEL A_BSEL 
END 
END 
END 
A[l •• 5] � ENABLE*SA[l..5] + /ENABLE*A[l..5] 
_A[5] = EN1i.BLE*/SA[5] + /ENABLE*_Al5] 
IF ENABLE * /A_BSEL THEN 
BEGIN 
STATUS 00 STATUSA 
STATUS.TRST = 1 
END 
ELSE 
BEGIN 
IF ENABLE * A BSEL THEN 
END 
BEGIN 
-
STATUS = STATUSB 
STATUS.TRST = 1 
END 
ELSE 
BEGIN 
END 
STATUS. TRST O 
,----------------------------------- Simulation Segment ------------
42 
; PALASM Design Descript_ion 
,--------------------- --------- Declaration Segment ------------
TITLE Hex 2 to 1 mux with tristate 
PATTERN 
REVISION 
AUTHOR Jim Buszkiewicz 
COMPANY 
DATE 05/24/93 
CHIP _hex2lmux PAL22V10 
,---------------------------------- PINOUT -------------------------
ADAD 
ADAl 
ADA2 
ADA3 
ADA4 
ADAS 
ADBD 
ADBl 
ADB2 
ADB3 
ADB4 
GND 
PAL22V10 
Ill VCC 
ADO 
ADl 
A'2 
AD3 
AD4 
ADS 
SA[SJ 
_A[5] 
ENABLE 
A BSEL 
ADBS 
,---------------------------------- PIN Declarations ---------------
PIN 1 ADAO 
PIN 2 ADAl 
PIN 3 ADA2 
PIN 4 ADA3 
PIN 5 ADA4 
PIN 6 ADA5 
PIN 7 ADBO 
PIN 8 AD Bl 
PIN 9 ADB2 
PIN 10 ADB3 
PIN 11 ADB4 
PIN 13 ADBS 
PIN 14 A BSEL 
Pl' 15 ENABLE 
PIN 16 _A[S) 
PIN 17 SA[S] 
PIN 18 ADS 
PIN 19 AD4 
PIN 20 AD3 
PIN 21 AD2 
PIN 22 ADl "" 23 ADO 
,----------------------------------- Boolean Equation Segment 
EQUATIONS 
ADO /ADA.0 • /A BSEL ' /AOBO • A BSEL
ADl /ADAl • /A-BSEL ' /ADBl • A-BSEL
ADZ /ADA2 • /A-BSEL ' /ADB2 • A-BSEL
AD3 /ADA3 • /A-BSEL + /ADB3 • A-BSEL
AD4 /ADA4 • /A-BSEL ' /ADB4 • A-BSEL
ADS /ADAS • /A:::BSEL ' /ADES • A:::BSEL 
_A[SJ : ENABLE*/SA{S] + /ENABLE*_A[SJ, 
ADO. TRST 
ADl. TRST 
AD2.TRST 
AD3 .TRST 
AD4. TRST 
ADS. TRST 
ENABLE 
ENABLE 
ENABLE 
ENABLE 
ENABLE 
=- ENABLE 
,----------------------------------- Simulation Segment ------------
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-------------------------------
;PALASM Design Description 
,----------------------- --------- Declaration Segment ------------
TITLE QUAD 3 TO 1 MUX WITH TRISTATE 
PATTERN 
REVISION 
AUTHOR JIM BUSZKIEWICZ 
COMPANY 
DATE 03/01/93 
CHIP _QUAD31MX PAL22Vl0 
,------------- ----- ----- PINOUT -------------------------
PAL22V10 
BOAO ,..ri-a vcc 
BOAl 2 BOO 
BOA2 3 BOl 
BOA3 ' B02 
BOBO 5 B03 
BOBl 6 NC 
BOB2 7 NC 
BOB3 8 ENABLE 
BOCO 9 ENl 
BOCl 10 ENO 
BOC2 11 NC 
GND 12 BOC3 
,---------------------------------- PIN Declarations ---------------
am 1 BOAO 
,rn 2 BOAl 
a IN 3 BOA2 
a IN ' BOA3 
a IN 5 BOBO "" 6 BOBl 
a IN 7 BOB2 
a IN 8 BOB3 
a IN 9 BOCO "" 10 BOCl "" 11 BOC2 
PIN 13 BOC3 "" 15 ENO 
PIN 16 ENl 
PIN 17 ENABLE 
,rn 20 B03 
l'IN 21 B02 
PIN 22 BOl 
PIN 23 BOO 
,----------------------------------- Boolean Equation Segment
EQUATIONS 
BOO = BOAO * ENO * /ENl 
BOl = BOAl * ENO * /ENl 
B02 BOA2 * ENO * /ENl 
B03 � BOA3 * ENO * /ENl 
+ BOBO * /ENO *ENl
+ BOBl * /ENO *ENl
+ BOB2 * /ENO *ENl
+ BOB3 * /ENO *ENl
ENABLE = ENO * /ENI + /ENO *ENl + Etl9 *ENl 
BOO. TRST ENABLE 
BOl.TRST � ENABLE 
B02.TRST ENABLE 
B03.TRST = ENABLE 
+ BOCO * ENO *ENl
+ BOCl * ENO *ENl
+ BOC2 * ENO *ENl
+ BOC3 * ENO *ENl
,----------------------------------- Simulation Segment ------------
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;PALASM oesign Description 
,---------------------------------- Declaration Segment 
TITLE Digital to analog board bus controller chip 
PATTERN 
REVISION 
AUTHOR Jim Buszkiewicz 
COMPANY 
DATE 05/27/93 
CHIP _dabuscnl PAL22Vl0 
,---------------------------------- PINOUT 
PAL22Vl0 
ADSET9 !!] 
ADSET8 
ADSET7 
ADSET6 
ADSETS 
ADS 
ADS 
AD7 
ADS 
ADS 
AEN 
GND 
VCC 
NC 
PEQ 
cs 
WR3 
-WR2
-WRl
=WRO
PEQl
,OR 
s1 
so 
COM 
COM 
COM 
COM 
COM 
CO:·l 
COM 
,---------------------------------- PIN Declarations---------------
PIN 1 ADSET9 INPUT 
nN 2 ADSET8 INPUT 
PIN 3 ADSET7 INPUT 
PIN 4 ADSET6 INPUT 
PIN 5 ADSETS INPUT 
PIN 6 ADS INPUT 
SIN 7 ADS INPUT 
PIN 8 AD7 INPUT 
PIN 9 AD6 INPUT 
PIN 10 ADS INPUT 
PIN 11 AEN INPUT 
PIN 13 so INPUT 
PIN 14 S1 INPUT 
PIN 15 IOR INPUT 
PIN 16 PEQl COMBINATORIAL OUTPUT 
PIN 17 WRO COMBINATORIAL OUTPUT 
SIN 18 -WR1 COMBINATORIAL OUTPUT 
PIN 19 -WR2 COMBINATORIAL OUTPUT 
SIN 20 -WR3 COMBINATORIAL OUTPUT 
PIN 21 cs COMBINATORIAL OUTPUT 
PIN 22 ,SQ COMBINATORIAL OUTPUT 
,----------------------------------- Boolean Equation Segment
-----­
EQUATIONS 
/CS " 
I WR3 
/-WR2 
/-WRl 
CwRO 
PEQ = 
/PEQ * /AEN * I IOR 
/CS * Sl * SO­
/CS * Sl * /SO 
.. /cs * /Sl * so 
=/CS* /Sl * /SO 
/AD9*ADSET9+AD9* /ADSET9 + /AD8�ADSET8+AD8* /AOSET8 + /AD7*AOSET7+AD7 
*/ADSET7 + /AD6*ADSET6+AD6*/ADSET6 + /AD5*ADSET5+AD5*/ADSET5 
PEQl � /AD9*ADSET9+AD9*/ADSET9 + /AD8*ADSET8+AD8*/ADSET8 + /AD7*ADSET7+AD7 
*/ADSET7 + /AD6*/ADSET6+AD6*AOSET6 + /AD5*ADSET5+AD5*/ADSET5 
,----------------------------------- Simulation Segment ------------
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----------------------------·--------
;PALASM Design Description 
,--------------------- - -------- Declaration Segment ------------
TITLE 0/A Channel Monitoring logic (5 bit counter with clear) 
PATTERN 
REVISION 
AUTHOR Jim Buszkiewicz, 
COMPANY 
DATE 02/11/94 
CHIP _damntlgl PAL22Vl0 
,---------------------------------- PINOUT -------------------------
PAL22V10 
CLK lDl VCC 
PULSE RELAY COM 
NC CLR COM 
PEQl Q4_ COM 
IO FIBAD Q4 REG 
AEN Q3 REG 
RD1 Q2 REG 
AD2 Ql REG 
AD3 QO REG 
AD4 COUNT COM 
AD5 EN COM 
GND PEQ_ 
;---------------------------------- PIN Declarations ---------------
PIN 1 CLK 
PIN 2 PULSE INPUT 
PIN 4 PEQl INPUT 
Pil1 5 IO READ - INPUT 
PIN 6 AEN INPUT 
PIN ' ADl INPUT 
PIN 8 AD2 INPUT 
PIN 9 AD3 INPUT 
PIN 10 AD4 INPUT 
PIN 11 AD5 INPUT 
PIN 13 PEQ_ INPUT 
PIN 14 EN COMBINATORIAL OUTPUT 
PIN 15 COUNT C0!1BINATORIAL OUTPUT 
PIN 16 QO REGISTERED OUTPUT 
PIN 1' Ql REGISTERED OUTPUT 
PIN 18 Q2 REGISTERED OUTPUT 
PIN 19 Q3 REGISTERED OUTPUT 
PIN 20 Q4 REGISTERED OUTPUT 
PIN 21 Q4 COMBINATORIAL OUTPUT 
PIN 22 CLR COMBINATORIAL OUTPUT 
PIN 23 RELAY COMBINATORIAL OUTPUT ;----------------------------------- Boolean Equation Segment -----­
EQUATIONS 
CLR � ADl * /AD2 */ADJ * /AD4 * /AD5 * /PEQl_ * /AEN * /IO_READ_
COUNT � /ADl * /AD2 */ADJ * /AD4 * /ADS * /PEQl * /AEN * /IO_READ_ 
QO /CLR * /COUNT * QO + 
/CLR * COUNT * /QO 
Ql /CLR * /COUNT * Ql + 
/CLR * COUNT * /Ql * QO + 
/CLR * COUNT .. Ql * /QO 
Q2 = /CLR * /COUNT * Q2 + 
/CLR * COUNT * /Q2 * QO * Ql + 
/CLR * COUNT * Q2 * /QO + 
/CLR-* COUNT * Q2 * /Ql 
Q3 /CLR * /COUNT * QJ + 
/CLR * COUNT * /Q3 * QO * Ql " Q2 + 
/CLR * COUNT * Q3 * /QO + 
/CLR * COUNT " Q3 * /Ql + 
(CLR * COUNT * Q3 * /Q2 
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Q4 /CLR • /COUNT * Q4 + 
/CLR • COUNT • /Q4 • QO ' Ql * Q2 " Q3+ 
/CLR • COUNT • Q4 • /QO ' 
/CLR • COUNT • Q4 • /Ql ' 
/CLR- • COUNT • Q4 • /02 + 
/CLR ' COUNT • Q4 • /Q3
Q4 /Q4 
RELAY = PULSE 
,------------- - Simulation Segment------------
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APPENDIXE. 
AMPLIFIER BOARD SCHEMATICS 
The following pages contain the complete schematics for the amplifier board. The 
schematics were generated using Orcad Schematic Design Tools and these schematics can be 
found in electronic form on a disk in the Advanced Digital Systems Laboratory. 
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APPENDIXF. 
ANALOG TO DIGITAL CONVERTER CARD SCHEMATICS 
The following pages contain the complete schematics for the analog to digital converter card. 
The schematics were generated using Orcad Schematic Design Tools and these schematics can 
be found in electronic form on a disk in the Advanced Digital Systems Laboratory. 
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